Lupa
Search Loader

James E. Morris 
Nanopackaging 
Nanotechnologies and Electronics Packaging

Apoio
Adobe DRM
Capa do James E. Morris: Nanopackaging (PDF)

Nanotechnologies are being applied to microelectronics packaging, primarily in the applications of nanoparticle nanocomposites, or in the exploitation of the superior mechanical, electrical, or thermal properties of carbon nanotubes. Composite materials are studied for high-k dielectrics, resistors and inductors, electrically conductive adhesives, conductive “inks, ” underfill fillers, and solder enhancement. “Nanopackaging” is intended for industrial and academic researchers, industrial electronics packaging engineers who need to keep abreast of their field, and others with interests in nanotechnology. It will survey the application of nanotechnologies to electronics packaging, as represented by current research across the field.

€213.99
Métodos de Pagamento

Tabela de Conteúdo

Nanopackaging: Nanotechnologies and Electronics Packaging.- Modelling Technologies and Applications.- Application of Molecular Dynamics Simulation in Electronic Packaging.- Advances in Delamination Modeling.- Nanoparticle Properties.- Nanoparticle Fabrication.- Nanoparticle-Based High-k Dielectric Composites: Opportunities and Challenges.- Nanostructured Resistor Materials.- Nanogranular Magnetic Core Inductors: Design, Fabrication, and Packaging.- Nanoconductive Adhesives.- Nanoparticles in Microvias.- Materials and Technology for Conductive Microstructures.- A Study of Nanoparticles in Sn Ag-Based Lead-Free Solders.- Nano-Underfills for Fine-Pitch Electronics.- Carbon Nanotubes: Synthesis and Characterization.- Characteristics of Carbon Nanotubes for Nanoelectronic Device Applications.- Carbon Nanotubes for Thermal Management of Microsystems.- Electromagnetic Shielding of Transceiver Packaging Using Multiwall Carbon Nanotubes.- Properties of 63Sn-37Pb and Sn-3.8Ag-0.7Cu Solders Reinforced With Single-Wall Carbon Nanotubes.- Nanowires in Electronics Packaging.- Design and Development of Stress-Engineered Compliant Interconnect for Microelectronic Packaging.- Flip Chip Packaging for Nanoscale Silicon Logic Devices: Challenges and Opportunities.- Nanoelectronics Landscape: Application, Technology, and Economy.- Errata.
Língua Inglês ● Formato PDF ● Páginas 543 ● ISBN 9780387473260 ● Tamanho do arquivo 14.4 MB ● Editor James E. Morris ● Editora Springer US ● Cidade NY ● Publicado 2008 ● Carregável 24 meses ● Moeda EUR ● ID 2145200 ● Proteção contra cópia Adobe DRM
Requer um leitor de ebook capaz de DRM

Mais ebooks do mesmo autor(es) / Editor

16.723 Ebooks nesta categoria